



10008009-1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	)		
	)		
Venkitakrishnan et al.	)	Examiner:	Knoll, C. H.
	)		
Serial No.: 09/916,598	)	Art Unit:	2112
	)		
Filing Date: July 26, 2001	)		
	)		
For: A CACHE COHERENT	)		
SPLIT TRANSACTION MEMORY)	)		
BUS ARCHITECTURE AND	)		
PROTOCOL FOR A MULTI	)		
<u>PROCESSOR CHIP DEVICE</u>	)		

RESPONSE TO OFFICE ACTION

Hon. Commissioner for Patents  
Alexandria, VA 22313-1450

Dear Sir:

In response to the Office Action mailed January 5, 2005, Applicants respectfully request reconsideration of the above-identified patent application. Please consider the following remarks for allowance of the above-identified patent application.